Large, complex SoC designs require hierarchical layout methodologies that span multiple levels of physical hierarchy. Many EDA tools only handle two levels of physical hierarchy at a given time ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback